

# Schedule of BASIC FDP

FDP Application Number: 1716464999

Title of the FDP: Semiconductor Design & Its Integration with Disruptive Technological Innovations

FDP Start Date: 9/09/2024

FDP End Date: 14/09/2024

Day 1	Day 2	Day 3	Day 4	Day 5	Day 6
<b>9:00 – 9:30 Inauguration</b>					
<b>9:30 – 12:00 Session 1</b>  1. <b>Name of the Expert:</b> Dr. Vadthiya Narendar 2. <b>Designation:</b> Assistant Professor 3. <b>Organization:</b> NIT Warangal, Telangana 4. <b>Experience in Years:</b> 10 Years 5. <b>Topic to be taught:</b> VLSI & Nanoelectronics	<b>9:30 – 12:00 Session 3</b>  1. <b>Name of the Expert:</b> Dr. Gajanan Awari 2. <b>Designation:</b> Professor & AICTE Nominated Margdarshak and Chief Coordinator 3. <b>Organization:</b> Government Polytechnic, Nagpur, MS 4. <b>Experience in Years:</b> 25 Years 5. <b>Topic to be taught:</b> Semiconductors Integration in Electric Vehicles	<b>9:30 – 12:00 Session 5</b>  1. <b>Name of the Expert:</b> Mr. RajVardhan 2. <b>Designation:</b> Technical Director 3. <b>Organization:</b> JDMTech Semiconductor Pvt Ltd 4. <b>Experience in Years:</b> 16 years 5. <b>Topic to be taught:</b> AI implementation in Design for Testability	<b>9:30 – 12:00 Session 7</b>  1. <b>Name of the Expert:</b> Dr. Jitesh Shinde 2. <b>Designation:</b> Associate Professor 3. <b>Organization:</b> CSMSS Chh. Shahu College of Engineering, Chh. Sambhajinagar 4. <b>Experience in Years:</b> 16 years 5. <b>Topic to be taught:</b> NEP2020 for Semiconductor- Based Curriculum	<b>9:00 – 1:00 Industrial visit</b>  1. <b>Name of the Organization:</b> National Institute of Electronics & Information Technology 2. <b>Complete address with pincode :</b> Dr. B.A. M. University Campus, Dr Babasaheb Ambedkar Marathwada University Campus, Aurangabad, Maharashtra 431004 3. <b>Industry Type:</b> Electronics & Information Technology 4. <b>Area of specification:</b> Electronics, IT and knowledge-based enterprise	<b>9:30 – 12:00 Session 10</b>  1. <b>Name of the Expert:</b> Dr. M. Krishnasamy 2. <b>Designation:</b> Assistant Professor, Senior Grade-2 3. <b>Organization:</b> Vellore Institute of Technology (VIT-AP University), Amravathi, Andhra Pradesh 4. <b>Experience in Years:</b> 14 years 5. <b>Topic to be taught:</b> MEMS Device Design, Renewable Energy Systems and Microelectronics
<b>12:00 – 1:00 Article Discussion</b>  1. <b>Title of the Research Paper:</b> Implementation of deep neural networks on FPGA-CPU platform using Xilinx SDSOC 2. <b>Name of the journal:</b> Analog Integrated Circuits and Signal Processing 3. <b>Year of Publication:</b> 2020	<b>12:00 – 1:00 Article Discussion</b>  1. <b>Title of the Research Paper:</b> Yield constrained automated design algorithm for power optimized pipeline ADC 2. <b>Name of the journal:</b> Integration, the VLSI Journal 3. <b>Year of Publication:</b> 2020	<b>12:00 – 1:00 Article Discussion</b>  1. <b>Title of the Research Paper:</b> A 7.5 Gb/s/pin 8-Gb LPDDR5 SDRAM with Various High-Speed and Low-Power Techniques 2. <b>Name of the journal:</b> IEEE Journal of Solid-State Circuits 3. <b>Year of Publication:</b> 2020	<b>12:00 – 1:00 Article Discussion</b>  1. <b>Title of the Research Paper:</b> 10-to-112-Gb/s DSP –DAC-Based Transmitter in 7 nm FinFET with Flex Clocking Architecture 2. <b>Name of the journal:</b> IEEE Journal of Solid-State Circuits 3. <b>Year of Publication:</b> 2021		<b>12:00 – 1:00 Article Summary</b>
<b>1:00 – 2:00 Lunch</b>	<b>1:00 – 2:00 Lunch</b>	<b>1:00 – 2:00 Lunch</b>	<b>1:00 – 2:00 Lunch</b>	<b>1:00 – 2:00 Lunch</b>	<b>1:00 – 2:00 Lunch</b>
<b>2:00 – 4:30 Session 2</b>  1. <b>Name of the Expert:</b> Dr. Vadthiya Narendar 2. <b>Designation:</b> Assistant Professor 3. <b>Organization:</b> NIT Warangal, Telangana 4. <b>Experience in Years:</b> 10 Years 5. <b>Topic to be taught:</b> VLSI & Nanoelectronics with Practical Approach	<b>2:00 – 4:30 Session 4</b>  1. <b>Name of the Expert:</b> Mr. Shrikant Atkarne 2. <b>Designation:</b> Head Technical 3. <b>Organization:</b> Spaarta Soft Technology Solutions, Pune 4. <b>Experience in Years:</b> 15 years 5. <b>Topic to be taught:</b> Next Generation Nano Electronics Devices Circuits and its Application using EDA Simulation Tools	<b>2:00 – 4:30 Session 6</b>  1. <b>Name of the Expert:</b> Mr. RajVardhan 2. <b>Designation:</b> Technical Director 3. <b>Organization:</b> JDMTech Semiconductor Pvt Ltd 4. <b>Experience in Years:</b> 16 years 5. <b>Topic to be taught:</b> Semiconductor integration with Machine Learning	<b>2:00 – 4:30 Session 8</b>  1. <b>Name of the Expert:</b> Dr. Jayaraj U. Kidav 2. <b>Designation:</b> Executive Director 3. <b>Organization:</b> National Institute of Electronics & Information Technology 4. <b>Experience in Years:</b> 15 years 5. <b>Topic to be taught:</b> ASIC Physical Design	<b>2:00 – 4:30 Session 9</b>  1. <b>Name of the Expert:</b> Mr. Ashish Suresh Khachane 2. <b>Designation:</b> Interface IP Application Engineer 3. <b>Organization:</b> Intel India 4. <b>Experience in Years:</b> 12 years 5. <b>Topic to be taught:</b> Recent Trends in Semiconductor integration in disruptive technologies	<b>2:00 – 4:00 MCQ &amp; Reflection Journal</b>
<b>4:30 – 5:30 Hands-on training /Labs preferably using FOSS tools</b>	<b>4:30 – 5:30 Hands-on training /Labs preferably using FOSS tools</b>	<b>4:30 – 5:30 Hands-on training /Labs preferably using FOSS tools</b>	<b>4:30 – 5:30 Hands-on training /Labs preferably using FOSS tools</b>	<b>4:30 – 5:30 Hands-on training /Labs preferably using FOSS tools</b>	<b>4:00 – 5:00 Valedictory Session</b>